![\"Considerations](\"https:\/\/www.jingpengpcb.com\/wp-content\/uploads\/2023\/08\/high-speed-pcb-design-via-1024x576.jpg\")
<\/p>\nVias are a seemingly simple yet extremely important element in PCB design. However, in high-speed PCB design, they often have a significant negative impact on circuit performance and quality.<\/p>\n
In this article, we will analyze the parasitic characteristics of PCB vias and explain how to address these challenges during the design process to ensure high performance and stability of the circuit.<\/p>\n
<\/p>\n
Before delving into how to optimize via placement in PCB design, let\u2019s first review the basic concept of a via. A via is a through-hole that connects circuits on different layers and typically consists of a drilled hole and a pad.<\/p>\n
They act as bridges on the PCB, allowing signals, power, and ground to be transmitted between different layers.<\/p>\n
However, vias are not perfect components; they introduce certain undesirable electrical effects, which are known as parasitic effects.<\/p>\n
Parasitic effects may include inductance and capacitance, which can have a negative impact on high-speed PCB design. Here are some key strategies for addressing via parasitic effects:<\/p>\n
When designing a PCB, the size of vias must be considered in terms of both cost and signal quality. Generally, for 6- to 10-layer memory module PCBs, a via size of 10\/20 mil (drill\/pad) is a good choice.<\/p>\n
For high-density, small-sized boards, you can also try using 8\/18 mil vias. It is important to note that, given current technological limitations, it is difficult to use vias smaller than this. For power or ground vias, consider using larger sizes to reduce impedance.<\/p>\n
Based on the discussion of the two formulas, using a thinner PCB helps reduce both parasitic parameters of vias. A thinner board can reduce the values of capacitance and inductance, thereby minimizing the impact of parasitic effects.<\/p>\n
To minimize the parasitic effects of vias, signal traces on a circuit board should remain on the same layer as much as possible; in other words, avoid using unnecessary vias. An increase in the number of layers through which signal traces pass will increase signal propagation delay and loss.<\/p>\n
Vias for power and ground should be placed as close as possible, and the traces between the vias and the pins should be as short as possible, since they can increase inductance. At the same time, the power and ground traces should be as wide as possible to reduce impedance.<\/p>\n
Place some ground vias near the signal vias where layers change to provide the closest return path for the signal. You can even place a large number of extra ground vias on the PCB. This helps improve the signal return path and reduce parasitic effects.<\/p>\n
It is important to note that flexibility is required when designing PCBs, depending on the specific circumstances. The via models discussed earlier assume that each layer has pads, but in some cases, the pads on certain layers can be reduced in size or even omitted.<\/p>\n
In particular, when via density is very high, this may result in a break in the copper plane that interrupts the circuit. To resolve this issue, in addition to repositioning the vias, you can also consider reducing the size of the via pads on that copper layer.<\/p>\n
<\/p>\n
By analyzing the parasitic characteristics of PCB vias, we can better understand their impact on high-speed PCB design and learn how to minimize their negative effects through strategies such as selecting appropriate dimensions, using thin boards, reducing the number of layer changes in signal traces, properly arranging power and ground vias, and placing ground vias.<\/p>\n
These methods will help improve the performance and quality of the circuit, ensuring the stability and reliability of the design.<\/p>\n
Parasitic effects of vias include inductance and capacitance, which can have negative impacts on high-speed PCB design, such as signal propagation delays and losses.<\/p>\n
The selection of via dimensions should take both cost and signal quality into account. Generally, there are recommended dimensions for PCBs with different numbers of layers, but these should be adapted flexibly based on specific circumstances.<\/p>\n
An increase in the number of layers used for signal traces increases signal propagation delay and loss; therefore, the number of layer changes in signal traces should be minimized to reduce these negative effects.<\/p>\n
Vias for power and ground should be placed as close as possible; the traces between the vias and the pins should be short, and the traces should be as wide as possible to minimize impedance.<\/p>\n
Placing ground vias helps improve signal return paths, reduce parasitic effects, and enhance circuit performance and quality.<\/p>","protected":false},"excerpt":{"rendered":"
\u8fc7\u5b54\u5728PCB\u8bbe\u8ba1\u4e2d\u662f\u4e00\u4e2a\u770b\u4f3c\u7b80\u5355\u4f46\u5374\u5341\u5206\u91cd\u8981\u7684\u5143\u7d20\u3002\u7136\u800c\uff0c\u5728\u9ad8\u901fPCB\u8bbe\u8ba1\u4e2d\uff0c\u5b83\u4eec\u5f80\u5f80\u4f1a\u7ed9\u7535\u8def\u7684\u6027\u80fd\u548c\u8d28\u91cf\u5e26\u6765 […]<\/p>\n","protected":false},"author":1,"featured_media":8721,"comment_status":"closed","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"slim_seo":{"title":"Considerations for Via Design in High-Speed PCB Design","description":"What Should You Keep in Mind When Designing High-Speed PCB Vias? This article explains five key points\u2014from via dimensions, board thickness selection, and minimizing layer changes to the placement of ground vias\u2014and discusses the impact of parasitic capacitance and inductance on signals."},"_slim_seo_primary_term_category":0,"_slim_seo_primary_term_post_tag":0,"footnotes":""},"categories":[26],"tags":[229],"class_list":["post-2968","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-blog","tag-pcb"],"_links":{"self":[{"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/posts\/2968","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/comments?post=2968"}],"version-history":[{"count":1,"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/posts\/2968\/revisions"}],"predecessor-version":[{"id":19363,"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/posts\/2968\/revisions\/19363"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/media\/8721"}],"wp:attachment":[{"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/media?parent=2968"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/categories?post=2968"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.jingpengpcb.com\/en\/wp-json\/wp\/v2\/tags?post=2968"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}